

**IN THE CLAIMS:**

1. (currently amended) A ferroelectric transistor comprising:  
source and drain regions provided in a substrate; and  
a gate structure on the substrate between the source and  
drain regions, the gate structure comprising  
a conductive oxide layer overlying the substrate selected from  
the group of materials consisting of:  
an oxide of the formula AO<sub>x</sub>, where A is a  
material selected from the group consisting of Mo, W, Tc, Re, Ru,  
Os, Rh, Ir, Pd, Pt, In, Zn, Sn, Sr-Ru, Nd, Nb, Sm, La, V, and NaCl;  
a perovskite oxide of the formula ABO<sub>3</sub>, where A  
and B are a combination selected from the group consisting of (A =  
Ca, Sr)(B = V, Cr, Fe, Ru), (A = La)(B = Ti, Co, Ni, Cu), (A = H, Li,  
Na, K)(B = Re, Mo, Nb), and (A = La<sub>1-x</sub>Sr<sub>x</sub>)(B = V, Mn, Co);  
a perovskite oxide of the formula A<sub>2</sub>B<sub>2</sub>O<sub>7</sub>, where  
A and B are a combination selected from the group consisting of (A  
= Bi, Pd)(B = Ru<sub>1-x</sub>B<sub>x</sub>, Ru<sub>1-x</sub>Pb<sub>x</sub>);  
a layered perovskite oxide selected from the  
group consisting of CaTiO, Ba<sub>2</sub>RuO<sub>4</sub>, and (Sr(Ru, Ir, Cr)Os(SrO)<sub>N</sub>;  
and  
a high temperature superconducting oxide  
selected from the group consisting of La<sub>1-x</sub>Sr<sub>x</sub>CuO<sub>4</sub>, Nd<sub>1-x</sub>Ce<sub>x</sub>CuO<sub>4</sub>,  
YBa<sub>2</sub>Cu<sub>3</sub>O<sub>7</sub>, Bi<sub>2</sub>Sr<sub>2</sub>Ca<sub>n-1</sub>Cu<sub>n</sub>O<sub>2n+4</sub>, and (Nd<sub>1-x</sub>Ce<sub>x</sub>)<sub>2</sub>CuO<sub>4</sub>;  
a ferroelectric material layer overlying the conductive oxide  
layer, and

a top electrode conductive layer overlying the ferroelectric material layer.

2. (original) A ferroelectric transistor as in claim 1 further comprising a bottom electrode conductive layer between the conductive oxide layer and the ferroelectric material layer.

3. (original) A ferroelectric transistor as in claim 1 wherein the electrode conductive layer is a layer of metal, a layer of conductive oxide or a multilayer of metal and conductive oxide.

4. canceled

5. (currently amended) A method of fabricating a ferroelectric transistor comprising the steps of:

preparing a semiconductor substrate;  
forming a gate stack on the substrate, the gate stack comprising

a conductive oxide layer overlying the substrate selected from the group of materials consisting of:

an oxide of the formula AO<sub>x</sub>, where A is a material selected from the group consisting of Mo, W, Tc, Re, Ru, Os, Rh, Ir, Pd, Pt, In, Zn, Sn, Sr-Ru, Nd, Nb, Sm, La, V, and NaCl;

a perovskite oxide of the formula ABO<sub>3</sub>, where A and B are a combination selected from the group consisting of (A = Ca, Sr)(B = V, Cr, Fe, Ru), (A = La)(B = Ti, Co, Ni, Cu), (A = H, Li, Na, K)(B = Re, Mo, Nb), and (A = La<sub>1-x</sub>Sr<sub>x</sub>)(B = V, Mn, Co);

a perovskite oxide of the formula A<sub>2</sub>B<sub>2</sub>O<sub>7</sub>, where  
A and B are a combination selected from the group consisting of (A  
= Bi, Pd)(B = Ru<sub>1-x</sub>Bix, Ru<sub>1-x</sub>Pbx);

a layered perovskite oxide selected from the  
group consisting of CaTiO, Ba<sub>2</sub>RuO<sub>4</sub>, and (Sr(Ru, Ir, Cr)O<sub>3</sub>(SrO)<sub>N</sub>;  
and

a high temperature superconducting oxide  
selected from the group consisting of La<sub>1-x</sub>Sr<sub>x</sub>CuO<sub>4</sub>, Nd<sub>1-x</sub>Ce<sub>x</sub>CuO<sub>4</sub>,  
YBa<sub>2</sub>Cu<sub>3</sub>O<sub>7</sub>, Bi<sub>2</sub>Sr<sub>2</sub>Ca<sub>n-1</sub>Cu<sub>n</sub>O<sub>2n+4</sub>, and (Nd<sub>1-x</sub>Ce<sub>x</sub>)<sub>2</sub>CuO<sub>4</sub>;

a ferroelectric material layer over the conductive oxide layer;  
and

a top electrode conductive layer over the ferroelectric  
material layer; and

forming drain and source regions on opposite sides of the  
gate stack.

6. (original) A method as in claim 5 wherein the gate stack further comprises a bottom electrode conductive layer between the conductive oxide layer and the ferroelectric material layer.

7. (original) A method as in claim 5 wherein the formation of the gate stack comprises the deposition of the multilayer gate stack, the photolithography patterning of the gate stack and the etching of the gate stack.

8. (original) A method as in claim 5 wherein the formation of the drain and source regions comprises the implantation to a high doping concentration.

9. (original) A method as in claim 5 further comprising the LDD ion implantation into the source and drain regions.

10. (original) A method as in claim 5 further comprising a dielectric spacer on the sidewall of the gate stack.

11. (original) A method as in claim 5 wherein the electrode conductive layer is a layer of metal, a layer of conductive oxide or a multilayer of metal and conductive oxide.

12. canceled

13. (currently amended) A method of fabricating a ferroelectric memory transistor comprising:  
preparing a semiconductor substrate;  
forming a replacement gate stack on the substrate, the replacement gate stack comprising  
a conductive oxide layer overlying the substrate selected from  
the group of materials consisting of:  
an oxide of the formula AO<sub>x</sub>, where A is a  
material selected from the group consisting of Mo, W, Tc, Re, Ru,  
Os, Rh, Ir, Pd, Pt, In, Zn, Sn, Sr-Ru, Nd, Nb, Sm, La, V, and NaCl;

a perovskite oxide of the formula ABO<sub>3</sub>, where A and B are a combination selected from the group consisting of (A = Ca, Sr)(B = V, Cr, Fe, Ru), (A = La)(B = Ti, Co, Ni, Cu), (A = H, Li, Na, K)(B = Re, Mo, Nb), and (A = La<sub>1-x</sub>Sr<sub>x</sub>)(B = V, Mn, Co);

a perovskite oxide of the formula A<sub>2</sub>B<sub>2</sub>O<sub>7</sub>, where A and B are a combination selected from the group consisting of (A = Bi, Pd)(B = Ru<sub>1-x</sub>Bi<sub>x</sub>, Ru<sub>1-x</sub>Pb<sub>x</sub>);

a layered perovskite oxide selected from the group consisting of CaTiO, Ba<sub>2</sub>RuO<sub>4</sub>, and (Sr(Ru, Ir, Cr)O<sub>3</sub>(SrO)<sub>N</sub>; and

a high temperature superconducting oxide selected from the group consisting of La<sub>1-x</sub>Sr<sub>x</sub>CuO<sub>4</sub>, Nd<sub>1-x</sub>Ce<sub>x</sub>CuO<sub>4</sub>, YBa<sub>2</sub>Cu<sub>3</sub>O<sub>7</sub>, Bi<sub>2</sub>Sr<sub>2</sub>Ca<sub>n-1</sub>Cu<sub>n</sub>O<sub>2n+4</sub>, and (Nd<sub>1-x</sub>Ce<sub>x</sub>)<sub>2</sub>CuO<sub>4</sub>; and

a sacrificial layer over the conductive oxide layer;

forming drain and source regions on opposite sides of the replacement gate stack;

filling the areas surrounding the replacement gate stack while exposing the top portion of the replacement gate stack;

removing the sacrificial layer portion of the replacement gate stack;

forming the remainder of the gate stack, the remainder of the gate stack comprising

a ferroelectric material layer over the conductive oxide layer;

and

a top electrode conductive layer over the ferroelectric material layer.

14. (original) A method as in claim 13 wherein the replacement gate stack further comprises a bottom electrode conductive layer positioned between the conductive oxide layer and the sacrificial layer.

15. (original) A method as in claim 13 wherein the sacrificial layer material comprises silicon nitride or silicon dioxide.

16. (original) A method as in claim 13 wherein the filling of the areas surrounding the replacement gate stack while exposing a top portion of the replacement gate stack comprises  
the deposition of a dielectric film; and  
the planarization of the deposited dielectric film to expose the top portion of the replacement gate stack.

17. (original) A method as in claim 13 wherein the formation of the remainder of the gate stack comprises  
the deposition of the ferroelectric material layer;  
the planarization of the ferroelectric material layer;  
the deposition of the top electrode conductive layer;  
the photolithography patterning of the top electrode conductive layer; and  
the etching of the top electrode conductive layer.

18. (original) A method as in claim 13 wherein the formation of the replacement gate stack comprises the deposition of the

replacement gate stack, the photolithography patterning of the replacement gate stack and the etching of the replacement gate stack.

19. (original) A method as in claim 13 wherein the electrode conductive layer is a layer of metal, a layer of conductive oxide or a multilayer of metal and conductive oxide.

20. canceled